Language selection

Search

CS-03, Part VI — Requirements for Integrated Services Digital Network Terminal Equipment

Images

Figure 3.2: Allowable DC Energy Measurement

Figure 3.2 describes the test circuit to record DC potentials at the network interface.

Back to document

Figure 3.3(a): Measurement of Transmitted Signal Power at 1.544 MHz and 772 kHz

Figure 3.3(a) describes the test circuit to verify that the output power of an all-ones unframed digital signal in the 3 kHz bands at 772 kHz and 1.544 MHz is within the stated limitations.

Back to document

Figure 3.3(b): Measurement of Digital Signal Power (Alternative Method)

Figure 3.3(b) describes an alternative test circuit to the test circuit illustrated in Figure 3.3(a).

Back to document

Figure 3.3(c): Measurement of Pulse Amplitude (Alternative Method)

Figure 3.3(c) describes the test circuit to measure the amplitude of the Primary Rate Access (PRA) pulse.

Back to document

Figure 3.3(d): Isolated Pulse Template and Corner Points

Figure 3.3(d) specifies the shape of an isolated output pulse for approved terminal equipment.

Back to document

Figure 3.3(e): Measurement of Pulse Shape

Figure 3.3(e) describes the test circuit to record a single positive pulse. The recorded pulse shape has to meet the criteria specified in Figure 3.3(d). Same circuit is used to record a single negative pulse. Both positive and negative pulses shall comply with the specified pulse mask.

Back to document

Figure 3.4(a): Transverse Balance Requirements at the U Reference Point

Figure 3.4(a) shows the transverse balance requirements that terminal equipment intended to connect to ISDN access, either Basic Rate Access or Primary Rate Access, shall comply.

Back to document

Figure 3.4(b): Transverse Balance Bridge for Basic and Primary Rate Access

Figure 3.4(b) describes the test circuit to determine the transverse balance of digital terminal equipment.

Back to document

Figure 3.5(a): Measurement of Transmitted Encoded Analog Signal Power

Figure 3.5(a) describes the test circuit to calculate the maximum equivalent power of the encoded analog signals at the network interface.

Back to document

Figure 3.5(b): Single Frequency Restriction Measurement

Figure 3.5(b) describes the test circuit to determine the equivalent power of encoded analog signals in the 2450 Hz to 2750 Hz and 800 Hz to 2450 Hz signalling bands.

Back to document

  • RSS
  • Share
Date modified: